In this paper, high-efficient lifting-based architectures for the 5/3 discrete wavelet transform (DWT) are proposed. The proposed parallel and pipelined architecture consists of a horizontal filter (HF) and a vertical filter (VF). The system delays of the proposed architectures are reduced. Filter coefficients of the biorthogonal 5/3 wavelet low-pass filter are quantized before implementation in the high-speed computation hardware. In the proposed architecture, all multiplications are performed using less shifts and additions.
Introduction
In the field of digital image processing, the JPEG-2000 standard uses the scalar wavelet transform for image compression [1] ; hence, the two-dimensional (2-D) discrete wavelet transform (DWT) has recently been used as a powerful tool for image coding/decoding systems. Two-dimensional DWT demands massive computations, hence, it requires a parallel and pipelined architecture to perform real-time or on-line video and image coding and decoding, and to implement high-efficiency application-specific integrated circuits (ASIC) or field programmable gate array (FPGA). At the kernel of the compression stage of the system is the DWT.
Swelden proposed using the wavelet transform based on lifting scheme for lossy compression [2] . The symmetry of the biorthogonal 5/3 filters and the fact that they are almost orthogonal [2] make them good candidates for image compression application. The coefficients of the filter are quantized before hardware implementation; hence, the multiplier can be replaced by limited quantity of shift registers and adders. Thus, the system hardware is saved, and the system throughput is improved significantly.
In this paper, we proposed a high-efficient architecture for the even and odd parts of 1-D DWT based on lifting scheme. The advantages of the proposed architectures are 100% hardware-utilization, multiplierless, regular structure, simple control flow and high scalability.
The remainder of the paper is organized as follows. Section 2 presents the lifting-based 2-D discrete wavelet transform algorithm. In Section 3, the highefficient architecture for the 5/3 2-D lifting-based DWT is proposed. Section 4 presents the highefficient architecture for the 5/3 2-D lifting-based IDWT. Finally, comparison of performance between the proposed architectures and previous works in 2-D DWT is made with conclusions given in Section 5.
The Lifting-Based 2-D DWT
Usually the Lifting-based DWT requires less computation compared to the convolution-based approach. However, the savings depend on the length of the filters. During the lifting implementation, noextra memory buffer is required because of the inplace computation feature of lifting. This is particularly suitable for the hardware implementation with limited available on-chip memory. Many papers proposed the algorithms and architectures of DWT [4] , [5] , [6] , [7] , [8] , [9] , [10] , but they require massive computation. In 1996, Sweldens proposed a new lifting-based DWT architecture, which requires half of hardware compared to the conventional approaches [2] .
The basic principle of the lifting scheme is to factorize the polyphase matrix of a wavelet filter into a sequence of alternating upper and lower triangular matrices and a diagonal matrix [3] . Let ) (z h and ) (z g be the lowpass and highpass analysis filters. The corresponding polyphase matrices are defined as [3] 
The High-Efficient Architecture for 5/3 2-D Lifting-Based DWT
The equations of the 5/3 1-D DWT based on lifting scheme is represented as
According to eqs. (5) and (6), the architecture of 5/3 1-D DWT based on lifting scheme is shown in Figure 2 .
The 5/3 2-D DWT is a multilevel decomposition technique, that decomposes into four subbands such as HH, HL, LH and LL. The mathematical formulas of 5/3 2-D DWT are defined as follows:
(10) According to eqs. (7), (8), (9) and (10), the architecture of 5/3 2-D DWT based on lifting scheme can be derived and shown in Figure 3 . The proposed system architecture is shown in Figure 4 . In system architecture, the architecture of horizontal filter and the architecture of vertical filter are shown in Figure 5 and 6, respectively. Figure 7 shows architectures of line delays LD1, LD2 and LD in vertical filter. The architectures of PE(α) and PE(β) in horizontal filter and vertical filter are shown in Figure 8 . The proposed architecture for 5/3 2-D lifting-based DWT is described clearly.
In the proposed architecture of DWT, the data flows of the horizontal filter and the vertical filter can be derived. The architecture performs in 
The High-Efficient Architecture for 5/3 2-D Lifting-Based IDWT
The equations of the 5/3 1-D IDWT based on lifting scheme is represented as follows [3] : The vertical filter is represented as x(i,2j) = L(i,j)-β(H(i,j)+H(i,j-1) ) (15) x(i,2j+1) = H(i,j)-α(x(i,2j)+x(i,2j+2) ) (16) According to eqs. (11), (12), (13) and (14), the architecture of the vertical filter (IVF) for IDWT is derived and shown in Figure 10 . From eqs. (15) and (16), the architecture of the horizontal filter (IHF) for IDWT is derived and shown in Figure 11 . In the horizontal filter for IDWT, the architecture of PE( β α / ) is shown in Figure 12 .
L(2i,j)= LL(i,j)-β(LH(i,j)+LH(i-1,j)) (11) L(2i+1,j)= LH(i,j)-α(L(2i,j)+L(2i+2,j)) (12) H(2i,j)= HL(i,j)-β(HH(i,j)+HH(i-1,j)) (13) H(2i+1,j)= HH(i,j)-α(H(2i,j)+H(2i+2,j)) (14) The Horizotal filter is represented as
In the proposed architecture of IDWT, the data flows of the horizontal filter and the vertical filter can be derived. The architecture performs in 
Conclusions and Discussions
Filter coefficients are quantized before implementation using the biorthogonal 5/3 wavelet. The hardware is cost-effective and the system is high-speed. The architecture reduces power dissipation by m compared with conventional architectures in m-bit operand (lowpower utilization).
In this paper, the high-efficient and low-power architectures for 2-D DWT and IDWT have been proposed. The architectures for DWT and IDWT perform compression and decompression in Table 1 [11] , [12] , [13] , [14] . So far, the papers of 5/3 2-D lifting-based IDWT are rarely published. The proposed architecture for 2-D IDWT is very suitable for VLSI implementation. The design analysis of the proposed architecture is valuable for the future research.
The proposed architectures have been verified by Verilog-HDL and implemented on FPGA. The hardware code can be reused and become as IP. The advantages of the proposed architectures are 100% hardware utilization and ultra low-power. The architectures have regular structures, simple control flows, high throughputs and high scalabilities [15] . 
